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ABSTRACT
This work presents IDDQ testing of a CMOS first order sigma-delta modulator of
an 8-bit oversampling analog-to-digital converter using a built-in current sensor [BICS].
Gate-drain, source-drain, gate-source and gate-substrate bridging faults are injected using
fault injection transistors. All the four faults cause varying fault currents and are
successfully detected by the BICS at a good operation speed. The BICS have a negligible
impact on the performance of the modulator and an external pin is provided to completely
cut-off the BICS from the modulator. The modulator was designed and fabricated in 1.5
µm n-well CMOS process. The decimator was designed on Altera’s FLEXE20K board
using Verilog. The modulator and decimator were assembled together to form a sigmadelta ADC.
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CHAPTER 1 INTRODUCTION
Applications of mixed-signal systems are continuously increasing in an effort to
bring the whole system on a chip. Continuous increase in the reliability requirements of
these systems makes it mandatory to achieve zero defects instead of low defect levels.
Effective methods exist for testing digital circuitry but testing of analog circuits still
remains a problem. Mixed-signal systems, which bridge the gap between the digital and
analog system are even more difficult to test. Data converters are the core components of
the mixed-signal system. Little has been published on the testing of analog-to-digital
converters. Researches have devoted much effort to testing pure mixed-signal systems.
Until recently, however they have not arrived at a general and efficient solution. Instead
many approaches have been suggested for testing the mixed-signal integrated circuits.
Conventional logic testing, based on stuck-at fault model, can detect faults that
cause logical errors [1]. However the defect oriented simulation method such as inductive
fault analysis clearly showed why many defects, such as gate oxide shorts, poly-silicon or
metal bridges between the circuit nodes, and transistor punch-through, do not map on to
stuck-at faults and hence are not detected by the conventional testing [2,3]. Particularly,
as the minimum feature size became less than 1µm, particle defects and bridging became
the dominant cause of failure. These physical defects need to be covered in order to
achieve zero defect level.
Functional test approach as suggested in [4,5] is based on empirical development
of a test set. In this approach, a large sample of circuits are manufactured and
exhaustively tested. Correlations in the data are analyzed and a small set of basis vectors
is determined that explains most of the correlation observed. These basis vectors are then
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declared to be the minimal test set and a test set is said to be complete if the resulting
residuals have a standard deviation that is less than the measurement noise. This approach
needs a reasonably large number of sample circuits for collecting the test data. This
approach also does not have any inherent test metric to measure the achievement of a test
goal.
Design for testability (DFT) is another approach suggested in [6,7]. There are
many methods, which use this approach. One such method is the oscillation test strategy
as suggested. In the oscillation method, the complex analog circuit is divided in to
functional building blocks such as amplifiers, operational amplifiers, comparators, and
filters etc. or a combination of these blocks. During the test mode, each building block is
converted to an oscillatory circuit by using additional circuitry. Depending on the
frequency of oscillation of the circuit, the circuit is judged whether faulty or faultless.
This method does not require any test vector, output evaluators and consequently reduces
the test complexity, area overhead and test cost. It also gives good fault coverage.
However, this method suffers from performance degradation and in some complex IC’s,
it is not usually possible to divide the circuit in to the fundamental blocks.
One more method, which uses the DFT technique, is the built-in self-test (BIST)
[8]. This method has been applied to D/A converters and the A/D converters [9]. In this
method, the testing circuitry automatically calculates the offset error, gain error,
differential error, integral non-linearity error and gain error of the data converter without
using mixed-mode or logic equipment. The testing circuitry is incorporated on-chip along
with the circuit to be tested. This type of testing is fast and gives good results. The
method suffers from on-chip analog test signal generation for testing and also suffers
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from performance degradation.
Another approach for testing mixed signals, which is gaining importance for
improving test quality, is the IDDQ testing [10,11]. This method, which is based upon the
observation of the quiescent current on power supply lines, uses the root cause of the
problem (physical defect) to identify a bad part. Although physical defects may not
initially affect the functionality of the devices, they may lead to device failures. Thus
IDDQ testing is a high quality supplemental test that can improve overall fault coverage.
IDDQ testing for a mixed-signal system is slightly different from the conventional IDDQ
testing. In conventional IDDQ testing, the fault free current (IPS) is the leakage current of
the device, which is very less, compared to the fault free current or static current of a
mixed-signal system, and is of the order of a few µA’s or mA’s [12]. Under the fault
conditions, the normal values of IPS may be increased, decreased or generally distorted.
Thus, fault detection can be accomplished by monitoring the IPS current fluctuations
using a current sensing circuit.
In this work, we propose a method to test a first order modulator part of an 8-bit
sigma delta ADC using IDDQ method. The faults are simulated using a novel fault
injection transistor method. The built-in current sensor (BICS), which was developed by
our group, is used for testing the modulator [13]. The BICS is connected in series
between the sigma delta modulator and the ground of the modulator as shown in Fig.1.1.
The BICS has very few transistors compared to the BICS reported earlier and does not
require any reference voltage externally. The BICS has only two external controls. One
input is used to control the mode of operation of the BICS and the other is for connecting
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Figure 1.1: Block diagram of IDDQ testing.
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the ground of the modulator. The BICS gives a PASS/FAIL digital output to indicate
whether a circuit is fault free or not.

1.1

Importance of IDDQ Testing
As more complex systems are built, the cost of testing tools increases and the total

fault coverage decreases. IDDQ is extremely cost effective testing mechanism requiring
little work by the circuit designer and targets the process/layout defects in an integrated
circuit. For IC manufacturers, this is an attractive, low-cost supplemental test to the
functional and stuck-at fault based testing. All the factors in the test cost, such as
additional design effort and area, test generation effort, simulation time and test
application time, are relatively very small compared to the conventional testing in voltage
environment. While increasing the stuck-at fault coverage from 80% to 90-95% in
voltage environment may double the test cost, adding a small IDDQ test set is relatively
inexpensive and may provide equivalent (sometime better) benefits [14]. This benefit is
qualitatively shown in Fig.1.2. Another advantage of IDDQ is its massive observability,
thus, the test generation effort is very low compared to logic testing. IDDQ requires only
fault sensitization, the fault effect is observed through the power supply and hence the
fault propagation effort is not needed. Almost all the semiconductor companies now use
IDDQ method to increase the reliability of their products.

1.2

Literature Review
Much of the research on testing of ADC is directed towards the evaluation of

static and dynamic performance of the A/D converter. Performances used for testing the
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Figure 1.2: Fault Coverage (FC) Improvement by adding a small IDDQ test [14].
Note: The above plot is a 3D plot showing number of functional and stuck-at test vectors
and IDDQ test vectors versus the fault coverage. By adding a small number of IDDQ test
vectors fault coverage can be improved tremendously.

6

static behavior of A/D converter are the offset voltage, gain, differential non linearity
(DNL), integral non linearity (INL), signal-to-noise ratio (SNR) and the effective number
of bits (ENOB). Although these parameters, except SNR, are denoted static they can also
be defined under dynamic test conditions. In the so-called dynamic tests, the total
harmonic distortion (THD) and the introduced noise power are the main test parameters.
The well-known methods for dynamic testing of analog-to-digital converters are the code
density histogram test and the spectral analysis FFT test [15]. These two tests come under
functional test approach.
1.2.1

Histogram Testing
In this method, a known periodic input is applied to an ADC under test. The

relative number of occurrences of the distinct digital output codes, termed as code
density, is plotted as a normalized histogram. This histogram data are used to compute all
bit transition levels, and hence determine linearity, gain, offset errors, DNL and INL.
Histogram testing can either be done using ramp [16] or sine wave excitation [17]. Ramp
histogram testing is significantly faster than sine wave histogram testing. Histogram
method was made more effective by calculating the effective number of bits in [18].
1.2.2

FFT method
This method is same as the histogram method but instead of plotting the data as a

normalized histogram it is stored in a UNIX file. Then Fourier transformation is
performed. The spectrum of the output will contain the input sine wave, quantization
error, and any harmonic distortion caused by INL. FFT method alone is used to compute
the signal-to-noise ration (SNR) and the effective number of bits. The histogram test is
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more sensitive to DNL errors, while an FFT test is most sensitive to INL errors. Many
more methods are proposed based on this histogram and FFT testing.
1.2.3

Built-in-Self Test Methods
With the advances in the area of mixed analog-digital integrated circuits, faster

and more complex mixed-signal testers are needed which are very expensive. To reduce
costs, built-in-self test (BIST) methods have been developed. The method has reduced the
test time. BIST method was applied to A/D and D/A converters [19] and the offset
voltage, DNL, INL and gain error were calculated. In [20], BIST method is used to
reduce the number of bits monitored externally. In [21], a BIST scheme was developed
for SNR test of a ‘sigma-delta ADC’. These methods require an on-chip analog signal
generation for testing and do not cover physical defects.
1.2.4

IDDQ Testing
IDDQ testing method is targeted toward layout/process oriented defects (physical

defects), which cannot be detected by any other method of testing, discussed above. A/D
converter is tested using IDDQ method in [22]. In this paper, the integral of the IDDQ
current was measured to test a 2-bit flash ADC. The defects were modeled using
resistances of different values. The testing circuit has many components. However, it
does not mention about the area overhead.
1.2.5

Sigma-Delta A/D Converter
In the recent years much of the research on sigma delta ADC’s has been directed

towards increasing the resolution of the A/D converter and decreasing the power
consumption. Higher order modulators are used to achieve higher resolution, but
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modulators higher than second order are highly unstable [23]. In order to avoid the
stability problem a cascade of first and second order modulators are used to achieve a
higher order modulator [24]. The main drawback is of the filtering process that has to be
done after the modulation. The order of the filter is determined by the order of the
modulator. For a modulator of order L a filter of order L+1 is needed [23], which
occupies a large area if done in hardware. Multi-bit modulators increase the resolution by
using a multi-bit ADC in the forward path and a multi-bit DAC in the feedback path [25].
The most important drawback of multi-bit modulators is the accuracy of the multibit
DAC in the feedback path. Dual quantization architectures use two quantizers: a coarse
one and a fine one in order to improve the accuracy of the multi-bit DAC [26].
Low power sigma delta modulators use low power techniques like low power
supply voltage to reduce the power consumption. At low power supply voltage switchedcapacitor circuits are difficult to implement, as they need atleast a threshold voltage at the
gate to turn on [27]. Low threshold devices can be used to overcome this problem, but for
low threshold devices the sub-threshold leakage current increases, which results in charge
loss [27]. Voltage boosters can be used to design low voltage switched-capacitor circuits,
but might not be applicable when technologies shrink much further [27, 28]. Switched
opamp techniques provide an efficient way to implement switched-capacitor circuits at
low voltage needed for the modulator [28].

1.3

Chapter Organization
The following chapters explain the design and implementation of IDDQ testing for

modulator part of a sigma-delta analog-to-digital converter.
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Chapter 2 provides an overview of ADC architectures. It will briefly review the
fundamental operations of different architectures, followed by a detailed analysis and
design of a sigma delta ADC.
Chapter 3 discusses the design of decimator using Verilog.
Chapter 4 discusses the concept of IDDQ testing and its application to the modulator part
of the ADC. Detailed analysis of different faults, mechanism of fault simulation and the
operation of the BICS will be presented
Chapter 5 gives the experimental results of an experiment prototype of the first order
sigma delta ADC and also the test results of the BICS. Results of the fabricated chip are
compared with the simulation results.
Chapter 6 presents a conclusion for the work and scope for the future work.
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CHAPTER 2 DESIGN OF ANALOG-TO-DIGITAL CONVERTER
Analog-to-Digital (A/D) conversion is an essential function in an ever increasing
digital world. The analog-to-digital conversion is a process in which analog input is
applied to the input of the ADC converter to create digital words from the reference
voltage. In this process, the complete analog input voltage range is divided in to 2N
levels, where N is the number of bits of ADC and each level is represented by a unique
digital word. The analog voltage at an instant is represented by the digital word
corresponding to the level in which that analog voltage falls. The digital words can be
converted back by using a digital-to-analog converter. Figure 2.1 shows a conceptual
block diagram of an ADC [29]. It consists of an anti-aliasing filter, sampler, quantizer
and a coder. Anti-aliasing filter is needed to band-limit the input signal frequency. The
sampler samples the analog input voltage at regular intervals and holds it for converting
the analog voltage to a digital word. The quantizer maps the output analog voltage of the
sampler to a digital word. The coder encodes the digital words of the quantizer in to an nbit binary number. Although there are three steps in A/D conversion, in practice A/D
conversion is performed by a single device that takes an analog signal and gives a binarycoded digital signal.
A number of different implementations techniques exist for A/D converters such
as flash converters, pipeline A/D converters, successive approximation converters and
sigma delta ADC’s. Sigma-delta ADC has the capability of trading off speed for
resolution and at the same time is quite insensitive to component mismatches [23]. A
comparative graph of different converters is shown in Fig. 2.2 [30]. As shown in the
graph sigma-delta A/D converters has the highest resolution in amplitude and lowest
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resolution in time (bandwidth). Hence these A/D converters are used for low frequency
applications such as digital audio, digital telephony, instrumentation etc. In this work we
discuss the sigma-delta ADC.

2.1

Sigma-Delta ADC
Depending on the sampling rate, ADC’s can be classified in to Nyquist rate

converters and oversampled converters. A Nyquist rate converter samples the input signal
at twice the input signal bandwidth (Nyquist frequency) given by the equation [31]
fn = 2f

(2.1)

where f is the bandwidth of the input signal and fn is the sampling rate (Nyquist frequency
is defined as the minimum sampling frequency required to avoid aliasing problems when
recovering an analog signal back from the digital signal). Hence they are called the
Nyquist rate converters. Oversampling converter samples the input signal at a much
higher rate than the Nyquist rate given by the equation [31]
fs = 2Mf

(2.2)

where f is the bandwidth of the input signal and fS is the sampling rate and M is called the
oversampling ratio. Since the sampling rate is higher than the Nyquist frequency they are
called oversampling converters. Oversampling ratio is defined as the ratio of sampling
rate and the nyquist rate.
Oversampling converters have become very popular in the last decade. Such
success is due to the fact that they can solve some of the problems encountered in other
ADC architectures, mainly large sensitivity for circuitry imperfections, noisy
environment and high resolution. In fact oversampling converters relax the requirements
of the analog circuitry at the expense of faster, more complex digital circuitry. The
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accuracy of the converter does not depend on the component matching, precise sampleand-hold circuitry or trimming and only a small amount of analog circuitry is required
[23]. However, because of the time required to sample the input signal, the throughput is
considerably less than the Nyquist rate ADCs. Sine the oversampling converters samples
at many times the signal bandwidth, aliasing is not a serious problem with these
converters [31]. Oversampling converters use switched capacitor circuits and hence does
not need any dedicated sampled and hold circuit as the nyquist rate converters.
Oversampling ADC’s can be further classified in to three main groups as straightoversampling, predictive and noise-shaping ADC’s [32]. In this work we discuss about
noise-shaping ADC’s. A block diagram of a noise shaping ADC is shown in Fig. 2.3
[31]. It consists of two main building blocks – sigma-delta modulator (Σ∆) and a
decimator. Hence the noise shaping ADC is also called as sigma delta (Σ∆) or delta sigma
(∆Σ) ADC’s. Both the names are widely used in literature. Sigma stands for the
summation in the modulator and delta is used because of the delta (difference)
modulation. Figure 2.4 illustrates an example output plot of the sigma delta modulator.
The modulator provides a pulse-density modulated signal where the density of the pulses
represents the average value of the signal over a specific period. As seen in the Fig. 2.4
most of the pulses are high at the positive peak of the sine wave and low at the negative
peak of the sine wave. In between the pulses are distributed between low and high
depending on the value of the sine wave. Decimator is then used on the output of the
modulator to remove any out of band quantization noise and downsampled to the nyquist
rate so that the resulting output is a digital signal.
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Figure 2.3: Block Diagram of a sigma-delta A/D converter [31].
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Figure 2.4: Sample input/output waveform.
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2.2

First Order Modulator
A block diagram of a basic first order sigma-delta modulator is shown in Fig. 2.5

[31]. It consists of an integrator and a 1-bit ADC in the forward path and a 1-bit DAC is
in the feedback path of a single-feedback loop system. The integrator is typically a
switched capacitor integrator and the 1-bit ADC is a normal comparator which converters
an analog signal to either ‘high’ or ‘low’. The number of integrators in the forward path
determines the order of the modulator. The 1-bit DAC is a simple multiplexer circuit
controlled by the output of the comparator to determine if +Vref or –Vref is summed with
the input. When the integrator output is greater than the reference voltage at the
comparator input, the comparator gives an output ‘high’. This output high controls the
DAC which gives an output of +Vref which is subtracted from the input of the modulator
in order to move the integrator output in the negative direction. Similarly when the
integrator output is less than the reference voltage at the comparator input, the feedback
path moves the integrator output in the positive direction. The integrator therefore
accumulates the difference between the input and quantized output signals and tries to
maintain the integrator output around zero. A zero integrator output implies that the
difference between the input signal and the quantized output is zero. Thus the average
value at the output will be equal to the value at input.
The input-output equation given in Fig. 2.5 can be written as [31]
y (kT) = x (kT-T) + Qe (kT)- Qe (kT-T)

(2.3)

where k is an integer constant, T is the inverse of the sampling frequency, y(kT) is the
output of the modulator at instant kT, x(kT-T) is the input of the modulator at instant kTT and Qe(kT), Qe(kT-T) are the quantization errors of the ADC at instant kT and kT-T
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Figure 2.5a: Block diagram of a first order sigma-delta modulator [31].
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Figure 2.5b: Block diagram of a first order sigma-delta modulator showing quantization
noise [23].
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respectively. Quantization error is defined as the difference between the output and the
input of the ADC. From Eq. (2.3) it is clear that the output of the modulator is the sum of
the delayed version of the modulator input and the first-order difference of the
quantization error. This cancellation of quantization error increases the resolution of the
ADC.
The z-domain representation of Eq. (2.3) is given by Eq. (2.4)

Y [ z ] = z −1 X [ z ] + (1 − z −1 )Qe [ z ]

(2.4)

where Y(z), X(z) and Qe(z) are the z-transforms of the modulator output, input and
quantization error respectively. z −1 is called the signal transfer function (STF) and
represents a unit delay. The term (1 − z −1 ) is called the noise transfer function (NTF) and
has a high-pass characteristic, allowing noise suppression at low frequencies. In general
the magnitude of the noise transfer function (NTF) for a sigma delta modulator can be
described by [32]
| NTFQ ( f ) |=| 1 − e − j 2ΠfTS | L = (2 sin ΠfTS ) L

(2.5)

where L is the order of the modulator. Equation (2.5) is plotted in Fig. 2.6 as a function of
frequency for the modulators of different orders. Also shown is the figure the desired
ideal magnitude response of the digital decimator that follows the modulator (see Fig.
2.3). As seen in the Fig. 2.6 within the signal bandwidth the quantization noise (NTF) is
very small. As the frequency increases beyond the signal bandwidth the quantization
noise increases. The modulator has essentially pushed the quantization noise out of the
signal bandwidth where it can be removed by a decimator (shown in figure).
The performance metrics of the sigma-delta ADC cannot be defined by the
integral and differential non linearity terms as in the case of the nyquist ADC’s. Instead
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Figure 2.6: Magnitude of noise shaping function [32]. Note: LPF is the characteristics of
the ideal low pass filter. fb and fS are signal bandwidth and sampling frequency
respectively.
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performance measures like dynamic range (DR) and signal-to-noise ration (SNR) are
used. Dynamic range for a single-bit quantizer with level spacing ∆ is given by [32]
∆2

DR 2 =

3 2 L + 1 2 L +1
MaximumSignalpower
2 2
=
=
M
2L
2
2 π 2L
PQ
1 ∆
π
2 L + 1 M 2 L +1 12

(2.6)

where DR is the dynamic range, ∆ is the quantization step of the 1-bit ADC, M is the
oversampling ratio and L is the order of the modulator.
For a First order modulator L=1 and hence
DR 2 =

3 3
M3
2
2π

(2.7)

On the other hand, the dynamic range of an N-bit Nyquist rate ADC is [32]
DRdB = 6.02 N + 1.76

(2.8)

where DRdB is the dynamic range in dB and N is the number of bits. For an 8-Bit ADC,
the dynamic range is given by
DRdB = 6.02 *8 +1.76 = 49.92 dB.
Converting DR from dB to integer number by using
49.92 = 20logDR gives DR=316.227
substituting DR in Eq. (2.7)
316.227 2 =

3 3
M3
2π2

gives an oversampling ratio M= 59.96. To simplify the decimator design the
oversampling ratio is usually chosen in powers of 2 and hence 64 have been chosen as the
oversampling ratio [32].The signal-to-noise ratio for a modulator assuming an ideal low
pass filter at the modulator output is given by [33]
SNRideal = 6.02N+1.76-5.17+30logM

(2.9)
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For 1-bit (N=1), first order modulator and oversampling ratio of 64 (M=64), SNRideal is
56.79dB.

2.3

Design of Modulator

The following sections describe the circuit design of the various parts of the modulator
described above.

2.4

Discrete Analog Integrator (DAI)
A switched capacitor discrete analog integrator (DAI) is used as shown in Fig 2.7

[33]. It consists of two capacitors, a sampling capacitor CI and a hold capacitor CF, an
operational amplifier (OPAMP) and switches. The two clock signals Φ1 and Φ2, form
non-overlapping clock signals. The common mode voltage, VCM falls halfway between
the mixed-signal systems ‘high’ and ‘low’ reference voltages. In this case the high
reference voltage is +2.5V and low reference voltage is –2.5V and hence the common
mode voltage VCM will be 0V. The derivation for most general situation where both ν1
and ν2 are the inputs is given below:
Let’s assume the output of the CF is connected to the OPAMP through the Φ1
switch. When Φ1 is high and Φ2 is low at (n-1) instant, capacitor CI is charged and the
total charge is given by [36]
Q1=CI (VCM – ν1 [(n-1) TS])

(2.10)

where TS is the time period of switching and the output of the integrator is νout [(n-1) TS].
When Φ2 goes high and Φ1 goes low the charge stored on the capacitor CI becomes
Q2=CI (VCM – ν2 [(n-1/2) TS])

(2.11)

The charge difference is transferred to the feedback capacitor resulting in an output
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Figure 2.7: Switched capacitor discrete analog integrator [33].
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voltage change. Using law of conservation of charge, this change in the output can be
written as
(νout [nTS] - νout [(n-1) TS]) CF = CI (ν1 [(n-1) TS] - ν2 [(n-1/2) TS])

(2.12)

The z-domain representation of the above equation is given by
vout ( z )(1 − z −1 ) =

CI
(v1 ( z ).z −1 − v 2 ( z ).z −1 / 2 )
CF

(2.13)

Therefore the transfer function of the DAI in z-domain is given by
vout ( z ) =

C I (v1 ( z ).z −1 − v 2 ( z ).z −1 / 2 )
.
CF
1 − z −1

(2.14)

This is the equation used for the DAI in the design of the present modulator. The values
of capacitances are CI = 1pF and CF = 2pF so that the gain of the integrator is 0.5. The
gain should be kept less than 1 to make the first order modulator loop stable and also to
avoid integrator from saturating. The capacitance ratio is important than the individual
values of the capacitors. Even smaller capacitances can be used but to avoid charge
leakage problem and also the droop rate of the hold capacitor they were chosen to be
large.
2.4.1

Design of Capacitors

Capacitor is designed using two poly layers, poly1 and poly2 as shown in Fig.
2.8. In the fabrication process of on-chip capacitors, the capacitance value of a single
capacitor can vary with up to 10 to 30 percent from the desired value. Because of this
variation it is difficult to fabricate high accuracy capacitors in the standard CMOS
process for integrated circuit design. If, instead, capacitance ratios are used in design, the
relative error is cancelled since capacitance is expressed in integral multiples of a unit
size capacitor. Figure 2.9 shows the layout of a capacitor array using a unit capacitor
25

Figure 2.8: Layout of a unit capacitor made of poly1 and poly2 used in the design.

Dummy
Capacitors

Guard
Ring

Figure 2.9: Layout of the capacitors using common-centroid layout.
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configuration. A common-centroid layout is used to reduce the mismatch of the
capacitance values.
The capacitors present at the end of the arrays do not have the surrounding
capacitors to see the same environment. To take care of these capacitors, dummy
capacitors are added to the array [34]. The substrate noise present in the substrate can be
coupled to the capacitor through its parasitic capacitor and also any voltage variation
present is also coupled to other components of the chip. To avoid this coupling the
capacitor array is shielded from the substrate with N-well under it and connecting it to a
quiet DC potential [34]. The guard rings are used in the layout around the capacitor array
to prevent from any sought of interference.

2.4.2 Design of Operational Amplifier [31, 32, 35]
An operational amplifier has the widest application in systems of various kinds.
An ideal OPAMP has a differential input, infinite differential voltage gain, infinite input
resistance, zero common-mode voltage and zero output resistance. While the practical
OPAMP’s does not have ideal characteristics, the performance is usually good that the
circuit behavior closely approximates that of an ideal OPAMP in most applications. An
OPAMP normally consists of four main functional blocks as shown in Fig. 2.10 [36].
First is the input differential gain stage that amplifies the voltage difference between the
input terminals, independently of their average or common-mode voltage. Most of the
critical parameters of the OPAMP like the input noise, common mode rejection ratio
(CMRR) and common-mode input range (CMIR) are decided by this stage. The
differential to single-ended conversion stage follows the differential amplifier and is
responsible for producing a single-ended output, which can be referenced to ground. As it
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Figure 2.10: Block diagram of an integrated operational amplifier [36].
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is necessary to bias the second gain stage properly, a level-shifting block is introduced
after the differential to single-ended conversion stage. Finally, additional gain is obtained
in the second gain stage.
A two-stage CMOS operational amplifier topology is used as shown in the Fig.
2.11 which consists of a differential input stage followed by a second gain stage. An
output stage is usually not used but may be added for driving heavy loads off-chip. This
circuit configuration provides good common-mode rejection ratio (CMRR), output swing
and voltage gain. The first stage consists of p-channel differential pair M1-M2 with an nchannel current mirror load M3-M4 and a p-channel tail current source M7. This stage
gives a good differential gain and also performs the differential to single-ended
conversion. The second stage consists of an n-channel common-source amplifier M5 with
a p-channel current load M6. The circuit is biased using the p-channel transistors M8 and
M9.
Enhancement-mode transistors remain in saturation when the gate is tied to the
drain, as the drain-to-source voltage (VDS) is now always going to be greater than the
gate-to-source voltage (VGS) due to the threshold voltage (Vth) drop i.e
VDS > VGS – Vth

(2.15)

Based on Eq. (2.15), a reference current is passed through diode-connected (gate tied to
drain) transistor M8 to obtain a current mirror. The reference current is obtained from the
transistor M9, which is designed as an active resistor to produce a current of 100µA. The
voltage developed across the diode-connected transistor M8 is applied between the gate
and source transistors M7 and M6. Since all three transistors have the same overdrive
(gate to source voltage), the currents flowing through them is given by Eq. (2.16). The
current ratio is determined by the aspect ratio (W/L) of the transistors.
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Figure 2.11: Circuit diagram of a two-stage operational amplifier.
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I 7 W7 / L7
=
= 200µA
I 8 W8 / L8
I 6 W6 / L6
=
= 200µA
I 8 W8 / L8

(2.16)

The above equations assume that all the transistors are in saturation and neglect the
channel length modulation effects. Large size transistors are used in order to minimize
the channel length modulation. The channel length in all the transistors is kept at 3.2 µm.
The input resistance of the OPAMP is infinite since the inputs are connected to
the gates of the transistors. The output resistance is the resistance looking in to the second
stage with the OPAMP inputs connected to ground and is given by
RO = r06 || r05

(2.17)

Since the input resistance of both the stages is infinite, the voltage gain can be calculated
independently. The small signal voltage gain of the first stage is given by
Av1 = g m1 (r02 || r04 )

(2.18)

where gm1 is the transconductance of the first stage, r02 and r02 are the output resistance of
M2 and M4 respectively. Similarly the second stage voltage gain is
Av 2 = g m 6 (r06 || r05 )

(2.19)

The overall gain of the amplifier is
Av = Av1 Av 2 = g m1 (r02 || r04 ) g m 6 (r06 || r05 ) ≅ ( g m r0 ) 2

(2.20)

The differential amplifier needs to be biased by a constant current source, which is
provided by the 100µA current source. The same current is supplied to the two stages of
the operational amplifier by the p-channel current mirrors M8, M7, M6 which provide the
bias current for the two stages. In the first stage i.e. the differential amplifier stage not
only is the differential stage accomplished but also the differential to single ended
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conversion is also done. Thus, the output is taken only from one of the drains of the
transistors. The n-channel devices M3 and M4, which are the load for the p-channel
devices also, aid in the single ended conversions. The second stage provides a level shift
for the output of the differential amplifier stage and it also provides the additional gain. It
is also biased by a current source, which is also used to maximize the gain of the second
stage. To get a high gain with reasonable high output resistance, the minimum channel
length used is 3µm and maximum width of the transistor used is 90µm. Transistor M5 is
critical to the frequency response, is biased at ID5 = 200µA and has (W/L)5=(W/L)max =
90/3.2. The input differential pair is biased at ID7 = 200µA. To avoid input offset voltage
transistors M3 and M4 are dimensioned according to

(W L)
2(W )
L

5

=

3, 4

− I D 6 200µA
1 W 
W 
=
= 1 →   =   = 15
200µA
I D7
 L  3, 4 2  L  5

(2.21)

Therefore, W = 45µm for the transistors M3, M4. To obtain the bias current of 100µA a
MOS resistor is used which is simulated by a transistor, M9 of W/L=9.2/3.2.
The capacitor C=630fF in the operational amplifier is used to make the
OPAMP stable when it is used in a feedback circuit. In this design, the capacitor
introduces a dominant pole, which allows having a phase margin of 40o. Phase margin is
defined as how far the phase of the circuit is away from 180 o at a gain of 0dB. A negative
phase shift implies that a negative feedback loop acts as positive feedback loop and hence
making the loop unstable.
Figure 2.12 shows the transfer characteristics obtained from DC sweep analysis.
The input offset voltage is approximately 33.2µV. Fig. 2.13 shows the transient analysis of
the operational amplifier. An input voltage of 500µV is applied to the inverting terminal of
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Figure 2.12: Post layout transfer characteristics of the circuit of Fig. 2.11.
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Figure 2.13: Transient response of the amplifier circuit of Fig. 2.11.
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the OPAMP at a frequency of 100 kHz. An inverted waveform is obtained at the output
of the OPAMP with peak-to-peak amplitude of 2V, giving a gain of 4000(72dB). Fig.
2.14 shows the frequency response characteristics. The DC gain of the amplifier from
Fig. 2.14 is 85 dB. The 3dB frequency from Fig. 2.14 is 50kHz. The unity gain
bandwidth of the amplifier obtained is approximately 75MHz. The phase margin as
shown in Fig. 2.14 is 400.

2.4.3 Discrete Analog Integrator Results
Figure 2.15 shows the circuit diagram of the integrator. Figure 2.16 shows the
output of the integrator when a square is given as the input (V1). The block diagram is
shown in Fig.2.7. The voltages V2 and VCM in Fig. 2.7 are connected to ground while
simulating the integrator. The integral of the square wave, triangular wave is obtained at
the output as shown in the figure. The triangular wave has a maximum of +2.5V and
minimum of –2.5V. The output will saturate and remains constant if it crosses the
maximum and minimum limits. Since the output depends on the beginning output value,
it takes times to settle to the final steady state value. Here the initial condition is set to 0V
using the .IC statement in Pspice.

2.5

1-Bit Analog-to-Digital Converter
A 1-bit analog-to-digital converter acts as the quantizer in the first order

modulator. Since the ADC is of 1-bit it has only two levels either a ‘1’ or a ‘0’. A ‘1’
implies that VDD =+2.5V and a ‘0’ implies that VSS =-2.5V. If the output of the integrator
is greater than the reference voltage (Vref) it has to give an output of ‘1’ and if the
integrator output is less than reference voltage then the output of the ADC should be a ‘0’
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Figure 2.14: Frequency response characteristics of the circuit of Fig. 2.11.
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Figure 2.16: Transient response from post layout simulation of integrator of Fig. 2.15.
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A simple comparator performs the required function efficiently. Given a reference level,
a comparator gives an output of VDD when the signal is greater than the reference level
and an output of VSS when signal is less than the reference level. In this design the Vref =
0V.The operational amplifier can be used as a comparator. The only change needed is
that the comparator doesn’t require the compensation capacitor which is required by the
operational amplifier. The comparator circuit is shown in Fig. 2.17.
The other limitation that has to be considered while designing the comparator is
the slew rate of the comparator. Slew rate is defined as the rate of change of output
voltage in the region of constant slope [31]. It is measured in V/µs. The clock frequency
of the modulator depends on the slew rate of the comparator. The slew rate for the
comparator is measured by giving a step input signal and measuring the time it takes for
the comparator to reach the final output value. The comparator in the modulator will be
driving the 1-bit DAC and also any buffer present at the output of the modulator. Both
are the gate capacitance whose worst-case calculated value was 3pF. So assuming a 3pF
load at the output of the comparator the slew rate is measured as shown in the Fig. 2.18
and is equal to 98.88V/µs. The comparator in the modulator has to switch from -2.5V to
+2.5V every half-clock cycle assuming the worst case. The maximum allowed clock
frequency for the above slew rate is 10 MHz. The comparator output will be distorted if
the clock frequency is more than 10MHz. The clock frequency for the modulator was
chosen to be 2 MHz taking the parasitic capacitances in to consideration and also to
operate far from the limiting case.
One more property that has to be considered is the offset voltage of the
comparator. Figure 2.19 shows the DC transfer characteristics of the comparator. As
shown in the Fig. 2.19 the input offset voltage is 32.32µV. If the offset voltage is high the
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Figure 2.17: Circuit diagram of a two-stage comparator.

40

3.0V
2.0V
1.0V
Input

Output

0.0V
-1.0V

2.0V
3.0V

0s

50ns

100ns

150ns

200ns

250ns

300ns

Figure 2.18: Slew rate measurement of the comparator in Fig. 2.17.
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350ns

400ns

comparator will be unable to switch for that input voltage. The modulator may loose a ‘1’
to ‘0’ or a ‘0’ to ‘1’ transition when the integrator output falls within the offset voltage of
the comparator. Hence care should be taken to keep the offset voltage very small.

2.6

1-Bit Digital-to-Analog Converter (DAC)
A 1-Bit digital-to-analog converter converts the 1-bit digital output of the

comparator to the analog signal. Since it is only 1-bit, the corresponding analog output
will also have two levels and is almost similar to the digital input. The DAC has two
reference levels +Vref =+2.5V and -Vref =-2.5V. If the digital input is ‘1’ then the DAC
output will be +Vref and if the input is ‘0’ then the output will be -Vref. A 1-bit DAC can
be designed using a simple multiplexer circuit, which selects between the +Vref and -Vref
signals depending on the 1-bit digital input signal. Figure 2.20 shows the circuit diagram
of a 1-bit DAC.

2.7

First Order Modulator Results
The complete circuit diagram of the first order modulator is shown in Fig. 2.21.

The layout of the modulator is shown in Fig. 2.22. The input and output of the first order
modulator are shown in Fig. 2.23. As shown in Fig. 2.23 the analog input is a sine wave
and the output of the modulator is 1-bit digital data. As the input increases the positive
pulse width increases and at the peak of the sine wave the positive pulse width has the
maximum width. As the input decreases the positive pulse width decreases and when the
input reaches zero the positive pulse width becomes equal to the negative pulse width. As
the sine wave decreases below zero the negative pulse width of the output increases and
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Figure 2.19: Transient response for the comparator in Fig. 2.17.
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Figure 2.20: Circuit diagram of a1-bit DAC.
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Figure 2.22: Layout of a first order modulator of Fig 2.21.
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Figure 2.23: Simulated input and output waveforms of 1-bit first order modulator of Fig 2.21.
Note: Defects introduced in Fig 2.22 are disabled.

reaches a maximum when the sine wave reaches the negative peak. The average value of
the output follows the analog input.

48

CHAPTER 3 DECIMATOR
The output of the modulator will be at the oversampling rate and number of bits
will be equal to the number of quantization levels of the ADC in the modulator loop.
Here the oversampling rate is 2MHz and the ADC is of 1-bit. Therefore, the output of the
modulator is 1-bit at a frequency of 2MHz. The modulator output represents the input
with additional quantization noise at higher frequencies. This noise has to be filtered out
using a digital filter. A simple RC filter circuit shown in Fig. 3.1 can be used to remove
the quantization noise but then the output will also be converted to analog at the same
time [33]. Figure 3.2 shows the modulator output with an analog RC filter circuit of Fig.
3.1. The slight variation is due to the coarse nature of the filter and can be removed using
a higher capacitor in the RC filter circuit of Fig. 3.1 but then the frequency characteristic
gets distorted. Therefore we need a digital filter, which can remove the quantization noise
and also preserve the digital nature of the modulator output.
The modulator output has to be down sampled by over sampling ratio (M), i.e.
reducing the frequency, to achieve higher number of bits thereby exchanging resolution
in time with resolution in magnitude. By averaging M values of the coarsely quantized
sigma-delta output, the filter gives a high-resolution output at the low rate. The function
of the decimator is to down sample the modulator output and also at the same time
removing the quantization noise at higher frequencies. Decimator is designed using DSP
techniques.
In [37], an efficient way of performing decimation and interpolation was
introduced. In this work, a flexible, multiplier-free filter suitable for hardware
implementation that can also handle arbitrary and large rate changes was devised. These
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10K

Filtered Analog
Output

First Order Modulator
1nF

Figure 3.1: Modulator with an Analog RC filter.Note: RC values are designed in such a
way that the cut-off frequency for the analog filter is 15kHz, bandwidth of the ADC. The
cut-off frequency for the analog filter is given by f=1/2πRC.
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Figure 3.2: Simulated output of modulator after filtering using an analog filter of Fig. 3.1.

are known as cascaded integrator comb filters, or CIC filters for short. The two basic
building blocks of a CIC filter are a digital integrator and a comb filter.

3.1

Digital Integrator [33]
An integrator is simply a single-pole Infinite Impulse Response (IIR) filter with a

unity feedback coefficient [33]. This system is also known as an accumulator. A digital
integrator is characterized with the following time domain response
y[nTS ] = x[nTS ] + y[(n − 1)TS ]

(3.1)

The transfer function of the system in z-domain is

H ( z) =

1
z
=
−1
z −1
1− z

(3.2)

The magnitude and phase response of the digital integrator at a frequency f are described
by following functions:
| H ( f ) |=

1

(3.3)

f
2(1 − cos 2π
)
fS

∠H ( f ) = 180 0

f
− 90 0
fS

for 0 < f < fS

(3.4)

where fS is the sampling frequency. The magnitude response is shown in Fig. 3.3. As seen
in the figure the magnitude reaches infinity at multiples of fS and takes a minimum value
of 0.5 at fS /2. The filter response given by Eq. (3.2) can be changed to Eq (3.5), so that it
is easy to implement in hardware. Using integrators with delay [as in (Eq. (3.5))] adds
latency to the filter, but does not affect the magnitude response of the filter.
H ( z) =

z −1
1 − z −1

(3.5)

52

|H(f)|
0.5
f S/2

fS

3f S/2

f

Figure 3.3: Magnitude response of a digital integrator. Note: fS is the sampling frequency.

X(z)

+

z-1

Figure 3.4: Block diagram of a digital integrator
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Y(z)

The block diagram of a digital integrator is as shown in Fig. 3.4. The term z-1 represents a
unit delay element and can be implemented using a latch in hardware. At instant n the
input x(n) is added to the output of the delay element which is nothing but the output at
instant (n-1). Thus the transfer function of Eq. (3.5) is achieved.

3.2

Comb Filter
A comb filter, also called as differentiator, is a finite impulse response digital

filter (FIR) with the time domain description given by [33]:
y[nTS ] = x[nTS ] − x[(n − k )TS ]

(3.6)

where k and n are integer constants and y[n] and x[n] are the output and input at instant
TS, respectively.
The z-domain transfer function is given by
H ( z) =

Y [ z]
= 1 − z −k
X [ z]

(3.7)

The frequency response is given by
| H ( f ) |= 2(1 − cos 2πk

f
)
fS

(3.8)

and phase response is given by
∠H ( f ) =

π
2

−π

f
for 0 < f < fS
fS

(3.9)

The magnitude response is shown in Fig. 3.5 for k=4. As seen in Fig. 3.5
magnitude response is zero at multiples of fS/k. The magnitude response represents a
comb and hence the name comb filter. Block diagram of a comb filter is shown in Fig.
3.6. The term z-k represents k delay elements and can be implemented using k latches in
series. At instant n the input x(n) is subtracted from the output of the delay elements
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Figure 3.5: Magnitude response of a comb filter. Note: fS is the sampling frequency and
k=4.
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Figure 3.6: Block diagram of a comb filter.
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which is nothing but the input at instant x(n-k). Thus the time domain description of
Eq.(3.6) is achieved.

3.3

CIC Filter
As the name suggests CIC filter consists of cascading stages of integrator and

comb filters. The number of individual CIC filters used determines the order of the CIC
filter. For a sigma-delta modulator of order L, a cascade of k=L+1 comb filters is needed
to adequately attenuate the quantization noise that would alias into the desired band [38].
In this case, for a 1st order modulator, a second order CIC filter has been used. To
perform decimation at the same time as low pass filtering, the clock frequency for the
comb filter has been decreased by M/4 [33] where M is the oversampling ratio. From
now we use MC to indicate the decrease in sampling rate which is equal to M/4. The final
output rate coming out of the comb filter will now be at 4fs/M. The transfer function for
the CIC filter is given by
1 1 − z − M C 
H ( z) =


M C  1 − z −1 

2

(3.10)

Here MC=M/4=64/4=16.
The magnitude of the transfer function is given by
2

f 
f 


sin( M C π
)
)
 sin c( M C π

fS 
fS 
1


| H ( f ) |=
=



 MC
πf
f
sin( ) 
) 
 sin c(π

fS
fS





2

(3.11)

Since the magnitude has a ‘sinc’ (sinc(x) = (sinx)/x) function the CIC filter is also called
a sinc filter. The magnitude response is shown in Fig. 3.7. As seen in the Fig. 3.7 the
magnitude response goes to zero at multiples of fs/MC. The magnitude response decreases
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Figure 3.7: Magnitude response of a CIC filter.
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after the frequency fs/MC which eliminates the high frequency quantization noise of the
modulator.
The block diagram of the CIC filter is as shown in Fig. 3.8 [33]. As shown in Fig.
3.8, the CIC filter consists of two digital integrators followed by two comb filters. The 1bit digital output from the modulator is passed through a multiplexer to adjust the bit size
to 5-bits. The 5-bits are then passed as the input to the integrator stage. The next
multiplexer adjust the 5-bit size to 9-bits in order to pass the output to the next integrator
stage. Bit adjustment is needed before each integrator stage. The output of the second
integrator is passed to the comb filters connected in series. The final output is 9-bits from
which the lower 1-bit is dropped to get a resolution of 8-bits.
The hardware implementation of Fig. 3.8 is shown in Fig. 3.9. In Fig. 3.9 the 5bit adjuster and the 9-bit adjuster are simple multiplexer circuits performing the bit
adjustment required. An integrator stage is obtained by using a delay element in the
forward path and an adder to sum the feedback data with the input data. The delay
elements are designed using a D flip-flop as shown in Fig. 3.9. Thus, the time domain
representation given by Eq. (3.1) is obtained. A comb filter stage is obtained by using a
shifter and a substractor. The shifter is a simple cascade of four 9-bit registers
(implemented using D flip-flops) used for shifting the data at each positive clock edge.
The clock divider decreases the clock frequency by M/4 times [Eq. 3.10]. In this case, the
clock frequency is decreased by 16 times to 125kHz. The input at nth instant is subtracted
from the output of the shifter which will be the (n-64)th instant. This is nothing but the
time domain relationship for the comb filter given by Eq. (3.6) with M=64
{ y[nTS ] = x[nTS ] − x[(n − k )TS ] }. Since the integrator and the comb filter are connected
in a cascade, they both together form the CIC filter. Since there are two such CIC filters,
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Figure 3.8: Block diagram of a CIC filter.
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it is a second order CIC filter. The integrators have the tendency to grow without bound,
which would eventually overflow the registers used in the hardware implementation
shown in Fig. 3.9. In [37], it is shown that if 2’s complement wrap-around arithmetic is
used, the overflow problem can be avoided as long as the register width is greater than or
equal to the value given by the following Eq. (3.12) [33,37],
Register Width = K log2 Mc+ Bin.

(3.12)

where Bin is the number of input bits from the sigma-delta modulator, MC is the decrease
in the sampling rate and k is the order of the modulator. For this application, the number
of bits from modulator is 1 and hence Bin=1,Mc=16 (Eq. (3.10)), and k=2 (see section
3.3), so the register width is 9 bits.
It is shown in [33], to avoid aliasing, the bandwidth of the input signal should be
limited to fS/(2M). In our work, the bandwidth is equal to 2MHz/(2*64)=15kHz. The
output of the CIC filter is 9-bits at an output rate of 125kHz. But as explained earlier, the
resolution of the modulator is 8-bits and hence the 9th bit lowest bit is neglected.
Therefore, the final output is 8-bits at a rate of 125kHz. The CIC filter occupies an area
on a silicon chip larger than 2.2 x 2.2 mm2 when implemented in 1.5µm CMOS
technology. The design would need three times this size. In our work, the CIC filter has
been implemented in Altera FLEXE20K FPGA board.

3.4

Hardware Implementation
The hardware implementation of the CIC filter is shown in the Fig. 3.9. It

includes the following logic devices.
•

5-bit adjuster and 9-bit adjuster.

•

5-bit adder and 9-bit adder.
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•

9-bit substractor.

•

Two 9-bit shifters.

•

Clock divider.

•

Delay elements.
This 5-bit adjuster converts the 1-bit modulator output to 5-bits and also converts

it to 2’s complement format. As explained earlier, it is a 2-to-1 multiplexer by appending
either 0’s or 1’s to the modulator output. Similarly, the 9-bit adjuster converts the output
of the first integrator stage to 9-bits. The adders are general-purpose adders and they add
the feedback input and the output from the 5-bit and 9-bit adjusters respectively. The 9bit substractor is basically an adder with one input inverted. A shifter here consists of two
9-bit registers connected in series. At each clock cycle, the contents in the shift registers
are shifted. In this case, we have two 9-bit shifters and hence we need a total of four 9-bit
registers. The clock divider is a simple block which divides the clock 16 times. The delay
elements are a simple D flip-flops which provide a delay of one clock period.
The decimator is implemented in Verilog and was downloaded on to an Altera
Max FPGA board (FLEXE20k FPGA). The Verilog code is given in Appendix A. The
Altera board has the logic low as 0V and the logic high as 5V. The modulator has a logic
high of +2.5V and a logic low of -2.5V. While interfacing the modulator with the
decimator, we need to shift the logic levels of the modulator to the logic levels
corresponding to Altera’s board. Therefore a buffer is used in between the modulator and
the decimator as shown in Fig. 3.10. Initially a simple buffer made-up of nor gates from
CD4001 was used. But the CD4001 IC could not handle the 2MHz data rate. Therefore
the buffer which is already built in as a test circuit for the modulator in the same design is
used. A separate chip of the same design was powered with VDD connected to 5V and VSS
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to 0V. Since the buffer is a purely digital component, the change in power supply does
not affect its performance. The buffer is a non-inverting buffer designed from two CMOS
inverters in cascade. The W/L of n-MOS is 75/3.2 and the W/L of p-MOS is 150/3.2. The
pin numbers and their description on the altera’s board is given in Table 3.1. The input to
the decimator is from the output of the buffer as explained above. The practical results of
the ADC are explained in chapter 5.
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Figure 3.10: Experimental set-up for the first order sigma-delta ADC.
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Table 3.1: Pin Number’s of the decimator on the Altera’s Max FPGA Board
(FLEXE20K).
PIN No.

Description

17

Digital Output bit 1

19

Digital Output bit 2

21

Digital Output bit 3

23

Digital Output bit 4

25

Digital Output bit 5

27

Digital Output bit 6

29

Digital Output bit 7

31

Digital Output bit 8

41

Input to Decimator
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CHAPTER 4 BUILT IN CURRENT SENSOR DESIGN
This chapter focuses on IDDQ testing using built-in current sensors (BICS), the
design and implementation of the BICS to test a sigma-delta modulator, the fault
simulation and detection methodology. It also discusses the important physical faults
commonly observed in fabrication of integrated circuits. Simulations and design
considerations for the BICS are also discussed.

4.1

IDDQ Testing
Applications of mixed-signal systems are continuously increasing in an effort to

bring the system on to a chip. Along with this the reliability requirements are also
increasing making it to have zero defects instead of having low level of defects. Physical
defects such as short or open if present in the integrated circuit may not cause functional
error but may cause degradation in the performance and result in reliability problems.
Conventional functional testing cannot guarantee detection of these defects in the circuit
design. These faults need to be detected in order to achieve zero defects. Well known
fault models such as stuck-at ‘1’ or ‘0’ and stuck-open, have been proved to be efficient
to detect faults causing functional error, but they cannot detect faults from defects such as
leakage, gate-oxide shorts, high resistance bridges, source-drain shorts and floating gates
[39]. These defects may not affect the logic behavior but change some of the electrical
features of the active devices and elevate the steady state current. Another approach for
testing integrated circuits, which is gaining importance, is the quiescent power supply
current, IDDQ testing. This method, which is based upon the observation of the quiescent
current on power supply lines, is extremely cost effective and uses the root cause of the
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problem (physical defect) to identify a physical defect. In analog circuits, the quiescent
current, termed as IPS, may be in the order of µA’s or even mA’s. Under fault conditions,
the normal values of IPS may be increased or decreased or generally distorted. Thus, fault
detection can be accomplished by monitoring the IPS current fluctuations. Figure 4.1
shows the fault free IDDQ current in the quiescent state, which is about 1mA and shooting
to 3mA when fault is injected in the CUT [13]. Elevated IDDQ does not necessarily result
in nonfunctional behavior. However, data is available confirming that IDDQ failures will
result in reliability problems [40]. Considerable impact can be made towards achieving
higher quality by incorporating IDDQ testing along with conventional logic testing.
Off-chip IDDQ testing using automatic test equipment (ATE) or testers can detect
most of the defects causing very high IDDQ. ATE based testing has limitations mainly due
to speed. The resolution is also limited [40]. Built-in current sensors (BICS) have speed
and resolution enhancements over off-chip current sensors, mainly because the large
transient currents in the output drivers are by-passed and less parasitics are encountered.
On chip current testing is both time-efficient and sensitive. Moreover, on-chip current
tests can also be used as an on-line testing tool, and is important when components are to
be used in high reliability systems. For high speed and high sensitivity, unaffected by
large pad currents, a fast built-in current testing circuit is desired [39]. In the present
work, a first order modulator part of a sigma-delta analog-to-digital converter is tested for
various bridging faults using a built-in current sensor.

4.2

IDDQ Measurement Methods
IDDQ stands for quiescent power supply current. IDDQ testing has to be performed

when the circuit is in its steady state conditions, when all the current spikes in the circuit
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Figure 4.1: Faulty (IDEF) and fault-free (IREF) IDDQ current.
Note: IREF is same as IDDQ. IDEF is the current in presence of faults. VERROR is the signal
output.
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due to switching activity have died out. A sufficient amount of time has to be allowed for
the current spikes to settle down after application of the test vector. This considerably
increases the test time. In early years, current measurement equipment related issues were
also part of the reasons for this long wait-time. Also the wait-time varies for different
circuits depending on the number of the gates. A possible guideline is that IDDQ testing
should be performed 1 to 2 orders of magnitude slower than the circuit’s normal
operating speed and as the circuit size increases, the IDDQ testing time should be further
increased [14]. IDDQ measurements require analog circuitry that can ideally measure
current below 1µA in the range of 10KHz – 33MHz [41].
Because of the long wait-time, IDDQ test time has been a major discussion topic.
A large number of papers have been written to do this measurement at a faster speed. The
two proposed methods are off-chip measurement and on-chip measurement. Off-chip
measurement monitors power supply current through the power pins of the integrated
circuit package while on-chip measurement monitors power supply current using built-in
current sensors.
4.2.1

Off-Chip Current Measurement
Off-chip measurement is also called external IDDQ testing method. The most

common form of equipment used for off-chip current measurement is precision
measurement unit (PMU). It can be connected to the CUT’s power pin and used to
measure IDDQ. This strategy is acceptable if the number of measurements is less than 20,
otherwise test time becomes expensive [14]. Various AC and DC probes are
commercially available. In [42], a comprehensive discussion is given on the use of
external current probes. Conceptually, a current probe can be used in between the DUT
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and power supply as show in Fig. 4.2. The basic problem is the high voltage drop across
the probe during transient currents, which makes the circuit under test inactive. Figure.4.3
illustrates an approach for the Keating and Meyer off-chip IDDQ instrumentation [42].
Initially when switching transients in the DUT are drawing large currents, the FET Q1
turns on (linear) and provides a nearly short circuit condition between C1 and C2. This
maintains full voltage to the DUT i.e. C1 and C2 are fully charged. After transients have
settled, Q1 is turned off, so that the static current for the DUT must be supplied by C1.
Since the entire current is provided by C1, the total charge provided to the DUT, and
therefore the current, can be determined from the fundamental equations:
CV = Q = I × t

(2.1)

I = CV / t

IDDQ is measured by measuring the voltage drop across the MOSFET using the amplifier
for a certain amount of time. Clearly the value of capacitor C1 is critical in determining
the amount of time required to measure/test IDDQ. The circuit can perform IDDQ testing up
to only 10-50KHz.
Off-chip current measurement technique has the ability to detect vast majority of
manufacturing defects, including those that are not detected by the traditional stuck-at
fault testing [39]. However, off-chip measurement techniques have speed and sensitivity
limitations [43]. Low-current resolution is critical in detecting defects such as floating
gates, which do not cause large abnormal currents. Off-chip measurements may not
detect this small current due to its sensitivity limitations. Several other factors can
degrade off-chip IDDQ instrumentation. 1) All testers have current probes, which offer
significant capacitive loading at the power supply, causing a large voltage drop across it,
and lack in DC accuracy [14,41].2) The test board exists in a noisy electrical environment
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environment and long leads are used and electromagnetic fields are high [41]. Current
measurement is slow and susceptible to static noise in the power supply bus.
Considerable noise is therefore introduced into the measurement. 3) Above all, the major
portion of the IDDQ current in CMOS VLSI chips is generated at the output pad circuits,
and abnormal IDDQ current is overshadowed by the output currents [44]. Owing to these
limitations with off-chip current measurements, the built-in current sensor is a preferred
approach in many applications. It can be integrated in to the CMOS design to test for
physical faults in the circuit.
4.2.2

On-Chip Current Measurement
The main motivation for on-chip measurement was to avoid delay due to

measurement equipment. Additional reasons were to avoid LRC-drop across the current
probe and hence improve the accuracy in measurement, to avoid mechanical limitations
of commercially available current probes, and if high-speed measurement is possible then
measure IDDQ on every eligible vector. Also it reduces the cost of test equipment [39,43].
Essentially, this technique adds a BIC sensor in series with VDD or GND lines of the
circuit under test. A series of input stimuli is applied to the device under test while
monitoring the current of the power supply (VDD) or ground (GND) terminals in the
quiescent state conditions after the inputs have changed and prior to the next input change
[41]. Figure 4.4 shows the block diagram of the IDDQ testing with BICS.
Typically, sub-threshold current in the transistors, which are ‘off’ in a CMOS
static circuit should be negligibly small. However in some cases, due to charge presence
in a gate-oxide or latch-up, the subthreshold current may be large enough to become an
essential component of IDDQ. The BICS can be designed to detect this current also.
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Figure 4.4: Block diagram of IDDQ testing.
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4.3

Physical Faults in CMOS Integrated Circuits
In any electrical circuit, open and short are the fundamental physical defects.

Some defects such as partial open and resistive bridging may not cause a gross failure but
may cause only timing related error or degraded reliability or indeterminate logic levels
at the defect site [1]. The VLSI chip processing defects cause shorts or break in one or
more of the different conductive levels of the device [44]. In the following, we will
discuss these physical defects that cause an increase in the quiescent current.
4.3.1 Open Faults
Open defects are not only caused during fabrication but also because of extreme
circuit operation conditions. Examples of open defects are line open, line thinning,
resistive vias, open vias and electron migration during circuit operation. Figure 4.5 shows
a 2-input NAND gate with an open circuit defect. Logic gate inputs that are unconnected
or floating inputs are usually in high impedance or floating node-state may cause elevated
IDDQ [39]. In Fig. 4.5, node VN is in the floating node-state. For an open defect, a floating
gate may assume a voltage because of parasitic capacitances and cause the transistor to be
partially conducting [45]. Hence a single floating gate may not cause a logical
malfunction. It may cause only additional circuit delay and abnormal bus current [39]. In
Fig. 4.5, when the node voltage (VN) reaches a steady state value, then the output voltage
correspondingly exhibits a logically stuck behavior and this output value can be weak or
strong logic voltage. Open faults, however, may cause only a small rise in IDDQ current,
which the off-chip current sensor may not detect because of its low-resolution [14]. It can
be detected using BIC sensors. An open source or open drain terminal in a transistor may
also cause additional power-bus current for certain input states. In this scope of work, we
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Figure 4.5: Open circuit defect.
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deal with bridging faults.
4.3.2

Bridging Faults
The short circuit between two different layers in very large scale integrated

circuits, caused because of unexposed photoresist, presence of a foreign particle,
metallization defect, scratch on the mask etc., are popularly termed as bridging faults.
Bridging faults can appear either at the logical output of a gate or at the transistor nodes
internal to a gate. Inter-gate bridges between the outputs of independent logic gates can
also occur. Bridging fault could be between the following nodes: 1) drain and source, 2)
drain and gate, 3) source and gate, and 4) bulk and gate. Examples of bridging faults are
shown in Fig. 4.6 and 4.7. Figure 4.6 shows example of possible drain to source bridging
faults in an inverter chain in the form of low resistance bridges (R1, R2 and R4).
Resistance bridge R3 is an example of inter-gate bridge. Figure 4.7 shows examples of
gate to source and gate to drain bridges in an NAND gate circuit. When IDDQ
measurements are used, a bridge is detected if the two nets, which compromise it, have
opposite logic values in the fault-free circuit [45] and are connected by a bridge due to
the introduction of the fault in the circuit.
Bridging faults have been introduced between adjacent metal lines in the first
order sigma-delta modulator at different conducting levels. We have introduced the
faults in the modulator by using “fault injection transistors” instead of hard metal shorts
[46]. The introduction of a fault via the “fault injection transistor” enables the sigma-delta
modulator to function fault-free under the normal conditions. The faults considered
include source-drain bridge, drain-gate bridge and source-gate bridge. Bridging defect
cannot be modeled by the stuck-at model approach, since a bridge often does not behave
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Figure 4.6: Drain-source and inter-gate bridging faults in an inverter chain.
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as a permanent stuck node to a logic value [45]. IDDQ testing using BICS is an effective
method of detecting bridging shorts.
4.3.3

Gate-Oxide Short Defects
A gate-oxide short (GOS) is a defect causing a short between the gate and one of

the other regions of a MOS transistor (drain, source or substrate). A MOS transistor
having a GOS may show gate current some orders of magnitude beyond the normal
values depending on the device biasing. The principle physical reasons for GOS are the
breakdown of the gate oxide and the manufacturing spot defects in lithography and
processes on the active area and polysilicon masks [47]. These defects can be seen as
short-circuits between the gate electrode and the conducting channel of the device
through SiO2. GOS short causes an undesirable current injection in to the channel
[44,45]. This current injection forces a substantial increase in the quiescent current. These
defects cause important deviation of parametric specification especially important in low
power equipment [44].

4.4

Definition and Description of IDDQ of a Faulty Circuit
IDDQ by definition means the level of current through the power supply lines in a

CMOS circuit when all nodes are in a quiescent state. Static digital CMOS circuits use
very little power and at stand-by or in quiescent state it draws practically negligible
leakage current. A static analog CMOS circuit also uses a fixed value of current in steady
state but is not negligible as in the case of digital CMOS circuits. In steady state, for
CMOS digital circuits, there should not be a current path between VDD and GND path of
statically conducting transistors. Ideally, in a static CMOS circuit, quiescent current
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should be zero except for associated p-n junction leakage currents. Any abnormal
elevation of current should indicate presence of defects. To assure low stand-by power
consumption, many CMOS integrated circuit manufacturers include IDDQ testing with
other traditional DC parametric tests [41].
4.4.1

Description of IDDQ of a Faulty Inverter
Figure 4.8 shows how an IDDQ test can identify defects. The current in static

CMOS is not constant during transient [47]. When an output transition occurs, a peak of
IDDQ current is observed other than the current required to charge and discharge the
output capacitance. This peak is due to the short circuit between the power supply lines
because of both the p and n-MOS devices turning on momentarily. When the transition is
completed, the circuit is in the quiescent state and does not consume any current other
than the leakage current. IDDQ is very sensitive to physical faults in the circuit. In mixedsignal CMOS circuits such as data converters, IDDQ is around 1mA, which increases in
presence of defects.
Let us evaluate current testing in CMOS circuits in the presence of bridging
faults. Two nodes connected by a bridge must be driven to opposite logic levels for
testing a bridging fault. In Fig. 4.8, a typical bridge is one between the node V01 and VDD.
To detect this defect, input pattern must drive the node V01 to the logic low value (‘0’), as
this node is assumed to be bridged with the power rail. Thus, a path from power to
ground appears allowing the existence of an abnormal high IDDQ current. IDDQ value is
directly dependent on the resistance offered by the conducting path and hence on the size
of the transistors in the conducting path. The presence of the physical fault causing the
high abnormal current can be effectively detected by IDDQ testing using BICS. A set of
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Figure 4.8: Bridging fault causing IDDQRB drop and a path to the ground.
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realistic bridges have been modeled between adjacent metal lines in a first order sigmadelta modulator, to examine the effect on the value of IDDQ and detect the presence of the
fault using the BICS.

4.5

The Design Considerations of BICS
A simple design of a BIC sensor built into a first order sigma-delta modulator is

presented using the current differential Amplifier. It determines whether the circuit
quiescent current is below or above a threshold level. Previously proposed schemes and
the characteristics required for a good BICS are discussed briefly in this section.
4.5.1

Previously Proposed Schemes
Various BICS schemes have been proposed for detection of the abnormal IDDQ

current, which provide fast response and very small voltage drop. While most BICS
designs concentrate on mere detection of the fault, some can detect the location of the
fault as well [48]. The entire design is divided in to n-SUBBLOCKS (SB) where n equals
the number of outputs and each SB is modified by inserting an n-channel MOSFET (N1)
for detecting the excessive current between GND and the n-channel network. Each
individual SB is tested using a BICS and the fault location can be detected. A circuit for
built-in current sensor presented in [49] measures the integral of the current during a
certain time interval. The measured value of current is used to decide if the circuit under
test (CUT) is fault free or not. The performance impact of a BICS on a CUT is the key
issue to be considered when designing BICS. Insertion of the BIC sensor between CUT
and GND involves series voltages, and these voltages could degrade the performance of
the CUT [50,51]. A large number of earlier BICS are based on voltage amplifiers such as
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differential amplifiers or sense amplifiers. The stability of the BICS is limited in this case
since the quiescent point (Q-point) of an amplifier may not be stable and can vary with
the change of dc supply voltage, VDD. The detection time and hardware overhead is
increased due to the extra hardware required to stabilize the Q-point.
To overcome problems of slow detecting time, resolution, instability of the BICS
and large impact on the CUT performance, the current-mode circuit design approach has
been adopted using a single power supply. In this work, a simple design of BICS
employing current mirrors and current differential amplifier proposed by our group has
been used [13,46,52]. It has minimum area over head in the chip and negligible impact on
over all performance. Characteristics required for a good BIC sensor are [53]:
1. Detection of abnormal static and dynamic characteristics of the CUT.
2. Minimal disturbance of the static and dynamic characteristics of the CUT.
3. The design should be simple and compact to minimize the additional area
necessary to build it.
4. The IDDQ test should have good resolution and speed.
4.5.2

The Design of the BICS
Figure 4.9 shows the CMOS circuit diagram of the built-in current sensor [52]. It

consists of a current differential amplifier (M2, M3), two current mirror pairs (M1, M2 and
M3, M4) and an inverter. M5 and M1 together form a constant current source. M0 is the
bypass transistor used to bypass transient current during switching activity. The external
pin is used to completely disable the BICS when the circuit is in normal operating mode.
The n-MOS current mirror (M1, M2) is used to mirror the current from the constant
current source which is used as the reference current IREF for the BICS. The current
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Figure 4.9: Built-in current sensor circuit.
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mirror (M3, M4) is used to mirror the difference current (IDEF-IREF) to the current inverter,
which acts as a current comparator. IDEF is the current in the power supply lines in the
CUT. The differential pair (M2, M3) calculates the difference current between the
reference current IREF and the defective current IDEF from the CUT. The W/L size of the
n-MOS current mirrors (M1, M2) is set to 26.8/1.6 and (M3, M4) is set to 71.6/1.6.
Therefore ID3 = IREF-IDEF. The constant reference current is set equal to the steady state
value or quiescent state current when the CUT is fault free. In the present design, the
reference current is set to 1.18mA. The proposed scheme operates in two modes - the
normal mode and the test mode. The mode of operation is controlled by ‘VENABLE’ signal
applied to the gate of transistor M0. The W/L size of the M0 is 75/1.6. This enables the
first order sigma-delta modulator, which is the CUT to operate fault-free in the normal
mode of operation. Further explanation on the design is provided in section 4.6.

4.6

Operation of BICS
Figure 4.10 explains the basic structure of the BIC sensor connected between

CUT and GND in IDDQ testing. The BICS is inserted in series with GND or VSS line of
the circuit under test. BICS works in two modes – the normal mode and the test mode.
The mode of operation is decided by the VENABLE signal. In the normal mode (VENABLE =
‘1’) the BICS is isolated from the CUT. In the test mode (VENABLE = ‘0’), the quiescent
current from the CUT is diverted in to the BICS and compared with reference current to
detect the presence of the fault.
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Figure 4.10: Built-in current sensor with CUT.
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(L=1.6µm)

4.6.1

BICS in Normal Mode
For IDDQ monitoring the measurement of the supply current has to be performed

by the current sensor after initial transients have died down. The transients are handled in
the normal mode. During the normal operation the signal ‘VENABLE’ is at logic ‘1’ and all
the IDD current flows to ground through M0 (control transistor). When switching occurs
M0 is turned on. Therefore the n-MOS current mirrors have no effect on dynamic current.
It follows that the dynamic current does not affect the BICS’s output. Thus, in the normal
mode, the BICS is totally isolated from the first order sigma-delta modulator (CUT).
Since in normal mode the current coming from the CUT is same as the reference current,
the difference current IDEF – IREF becomes negligible and the output of the BICS is at
logic ‘0’. In the normal mode, it cannot detect the presence of any physical fault in the
CUT.
Since the BICS is inserted in series with GND line of the CUT, it causes a voltage
drop and large capacitance between the CUT and the substrate. These effects cause
performance degradation and ground level shift. To reduce these extra undesirable
effects, an extra pin EXT is added to the proposed BICS. Pin EXT is connected to the
drain of transistor M0. In the test mode it is left floating. In the normal mode, EXT gets
connected to logic ‘0’. In the normal operating conditions, this pin is connected to ground
and the BICS are completely ignored. Therefore, there is no impact on the performance
of the CUT during normal operating conditions.
4.6.2

BICS in Test Mode
During the test mode, the ‘VENABLE’ signal is at logic ‘0’. The IDDQ current from

the CUT passes through the BICS and the n-MOS current mirror pair replicates the
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reference current to the current differential amplifier, which is assigned a value equal to
the fault-free current. This mirrored reference current is compared with defective current
IDEF current coming from the CUT. The difference current is converted to voltage by
mirroring it and getting the drop of VDS across the transistor M4. In the test mode the
difference current is large and the transistor M4 is in linear and VDS of the transistor is
less. Since the input of the inverter is less the output shows a high value and detects the
fault induced in the form of PASS/FAIL flag at the output stage. Transistor M6 is used to
produce bias current and acts as a resistor. For defect-free CMOS integrated circuits, the
current through CUT is same as the reference current if no input changes and hence the
net current IDEF – IREF is zero. When the quiescent current is greater than the reference
current, the output PASS/FAIL flag is set to logic ‘1’, which indicates presence of defects
in the CUT. In the testing mode EXT pin is floating. The ‘VENABLE’ signal is connected to
GND and M0 is off. The timing diagram and detailed analysis of BICS are explained in
the following sections.

4.7 Detailed Analysis of the BICS
The current differential amplifier and the current mirror are most important parts
of the proposed BICS. Performance of the current mirror greatly affects the BICS ability
to detect abnormal current due to physical defects. The current mirror has a property that,
in a constant current stage, the reference current in one branch of the circuit is mirrored in
the other branch [44]. The current differential amplifier on the other hand receives
reference current IREF one input and the defective current IDEF from CUT as the other
input. The differential amplifier calculates the difference between the two currents. The
other n-MOS current mirror mirrors the difference current calculated by the current
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differential amplifier to the inverter (M4-M6) which acts as an amplifier. The output of
the inverter is used as the PASS/FAIL flag. If the IDDQ is greater than the reference
current, we presume there are defects within the functional circuit. If the IDDQ is less than
the IREF, we assume that the functional circuit is free from physical defects that induce
abnormal IDDQ current. Functionally in inverter, ID = IREF – IDEF. If IDEF > IREF, then the
inverter output shows a logic ‘1’ at the output. Conversely if IDEF < IREF, a logic ‘0’ will
appear at the output. Several SPICE simulations were performed to determine the
functionality and performance of the BICS design.

4.8 Layout, Simulation and Timing Diagrams for BICS
4.8.1

Current Differential Amplifier
The current differential amplifier is the most important part of the BICS. The

current differential amplifier calculates the difference between the reference current IREF
and defective current IDEF. Figure 4.11 shows the circuit diagram of a differential
amplifier. The currents IREF and IDEF are the input currents of the amplifier. The
difference current (IDEF – IREF) is calculated and mirrored to output of the current
differential amplifier. The BICS design comprises of two n-MOS current mirrors and a
current differential amplifier. One n-MOS current mirror provides the reference current
as one input to the differential amplifier and the other input current comes from the CUT.
The other n-MOS current mirror replicates the difference current to the output inverter.
The proper design of the current mirrors is most crucial for working of the BICS. The
input impedance of the current differential amplifier is simply the small-signal resistance
of a diode connected MOSFET, and is given by
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Figure 4.11: Schematic of a current differential amplifier.
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Rin = 1/ gm.

(2.2)

The current differential amplifier finds applications in both low-power and high-speed
circuit design.
4.8.2

BICS
Figure 4.9 shows the circuit diagram of the BICS. It comprises of two current

differential amplifier and a current comparator. It operates in two modes: 1) normal mode
and 2) test mode. The test signal is applied to an n-MOS transistor, M0 (W/L = 75/1.6),
which decides the mode of operation. When the test signal is ‘0’, the BICS is in the test
mode. When the test signal is at logic ‘1’, the BICS is isolated from the CUT and its
output is at logic ‘0’. Figure 4.12 shows the layout of the BICS.

4.9 Fault Detection, Simulation and Testing
Any defect caused in the fabrication process will cause an unacceptable
discrepancy between its expected performance at circuit design and actual IC
performance after physical realization [1]. A defect may be any spot of missing or extra
material that may occur in any integrated circuit layer.
Two nodes are connected if there is at least one path of conducting transistors
between them. If the two nodes are at opposite potentials under fault-free conditions, a
conducting path between them will increase the IDDQ current and due to fault in the
circuit. After transient switching, each node in a digital circuit is one of the following
four states
1. VDD state: This state occurs when the node is connected to VDD.
2. GND state: This state occurs when the node is connected to GND.
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Figure 4.12: Layout of the BICS design in CMOS.
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3. Z state: The high-impedance state occurs when the node is neither VDD nor GND
connected.
4. X state: This state occurs when the node is both VDD-connected and GND-connected
[1].
The ‘X’ state should never occur in fault-free CMOS integrated circuits. Many defects
cause an X state to occur in CMOS integrated circuits. Thus, we can view testing as a
way to detect the X state, which causes detectable abnormal steady state current.
Bridging faults have been induced in the modulator at various conducting levels using
“fault injection transistors”, discussed further ahead, which cause abnormal elevation of
the steady state current.
4.9.1

Fault Injection Transistor
In this work, four bridging faults have been placed in the first order sigma-delta

modulator design using “fault injection” n-MOS transistors. Activating the fault injection
transistor activates the fault. The use of “fault injection” transistor for the fault simulation
prevents permanent damage to the modulator by introduction of a physical metal short.
This enables the operation of the modulator without any performance degradation in the
normal mode. Figure 4.13 (a) shows the fault injection transistor. To create an internal
bridging fault, the fault injection transistor is connected to opposite potentials. When the
gate of fault injection transistor (ME) is connected to VDD, a low resistance path is created
between its drain and source nodes and a path from VDD to GND is formed. In the Fig.
4.13(b), an internal bridging fault is created in the CMOS inverter between the drain and
source nodes using the fault injection transistor. Logic ‘0’ is applied at the input of the
inverter. Therefore, the output of the inverter is at logic ‘1’ or VDD. When the logic ‘1’ is
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Figure 4.13 (b): Fault injection transistor between drain and source nodes of an inverter.
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applied to the gate (VE) of the n-MOS fault injection transistor (ME), it turns on. This
causes a low resistance path between the output of the inverter and the VSS. This gives
rise to an excessive IDDQ current as a path from VDD to GND is created, which can be
detected by the BICS.
Figure 4.14 shows the layout of a first order sigma-delta modulator with BICS.
The area of the modulator alone is 653 × 475 µm2. The BICS occupies an area of 240 ×
44 µm2, which is 3.4% of the modulator area. Four defects have been introduced using
fault injection transistors. The n-MOS fault injection transistor (ME) is designed for W/L
equal to 4.5/1.6. The fault injection transistors are activated externally using ERROR
signals VE1, VE2, VE3 and VE4, respectively. Error signal VE1 is applied to the gate of the
fault injection transistor in defect 1, which forms a short between the source and drain in
the operational amplifier circuit shown in Fig. 4.15. Error signal VE2 is applied to the
gate of the fault injection transistor in defect 2, which forms a short between the drain
and gate of 1-bit ADC shown in Fig. 4.16. Error signal VE3 is applied to the gate of the
fault injection transistor in defect 3, which forms a short between the gate and the source
in the DAC circuit shown in Fig. 4.17. Error signal VE4 is applied to the gate of the fault
injection transistor in defect 4, which forms a short between the gate and the substrate in
the switching circuit shown in Fig. 4.18. Figure 4.19 shows the first order sigma-delta
modulator with all the four fault injection transistors.
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Figure 4.14: CMOS layout showing the defects induced in the CUT using fault injection
transistors.
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Figure 4.15: CMOS operational amplifier circuit with defect 1 introduced using a FIT.
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Figure 4.16: 1-Bit ADC with defect 2 introduced using a FIT.
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Figure 4.18: CMOS Transmission gates with defect 4 introduced using a FIT.
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CHAPTER 5 THEORETICAL AND EXPERIMENTAL RESULTS
This Chapter discusses theoretical results obtained from post-layout PSPICE
(MicroSim Pspice A/D Simulator, V.8) simulations on IDDQ testing of a first order SigmaDelta A/D Converter. SPICE level 3 MOS model parameters were used in simulation,
which are summarized in Appendix B. The chip was designed using L-EDIT, V.9.03 in
standard 1.5µm n-well CMOS technology. The chip occupies an area of 653 × 475 µm2
and includes 240 × 44 µm2 area of BICS. First order modulator design was put in 2.25
mm × 2.25mm size, 40-pin pad frame for fabrication and testing. Decimator was
designed using Verilog and tested on an Altera FPGA FLEXE20K device. In the
following sections, theoretical results (simulated from PSPICE) and experimentally
measured values will be presented and discussed. HP 1660CS logic analyzer was used for
testing the packaged device.

5.1

Simulation Results
Figure 5.1 shows the chip layout of first order modulator including BICS within a

pad frame of 2.25 mm × 2.25 mm size. FIT-1 is injected in the operational amplifier part
of the integrator. FIT-2 is injected in the 1-bit A/D circuit of the chip. FIT-3 is injected in
the 1-bit D/A circuit of the chip and FIT-4 is injected in the transmission gate circuit parts
of the chip. The entire area of the CUT along with BICS is 653 × 475 µm2 and the area of
BICS is 240 × 44 µm2. Therefore the BICS occupies an area 3.4% of the modulator chip
area.
Figure 5.2 shows the microchip photograph of a first order sigma-delta modulator
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Figure 5.1: CMOS chip layout of a first order sigma-delta modulator including BICS
within a pad frame of 2.25mm × 2.25mm size.
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for IDDQ Testing. Figure 5.3 shows the simulated characteristics of the modulator when
the faults are not activated. Figure 5.4 shows the measured output characteristics of the
modulator when the faults are not activated. As seen in the Fig. 5.4 most of the pulses are
high at the positive peak of the sine wave and low at the negative peak of the sine wave.
In between the pulses are distributed between low and high depending on the value of the
sine wave. Figure 5.5 shows the output of the 8-bit sigma delta A/D converter without
decimation and with only averaging employed. A simple Verilog code is written for this,
which adds 64 consecutive bits from the modulator output periodically to give an 8-bit
output data. Altera automatically configures the hardware for this since it is a small
program. The quantization noise is not removed using this circuit. Figure 5.6 shows the
output of the 8-bit sigma delta A/D converter with decimation employed. For example in
Fig. 5.6a the input is a DC signal of 1.8V and the output is 11011100, which is equal to
1.814V. Table 5.1 summarizes the analog input and measured digital output from the
designed ADC. Figure 5.7 shows the input-output waveform after employing an analog
RC filter at the modulator output. The waveform is quite a bit distorted because of the
coarse nature of an analog RC filter.
Figure 5.8 shows the simulated output of the OPAMP when the fault (VE1) is
activated (Fig 4.15). When the OPAMP is given a sine wave of 10mV p-p, the output
obtained is a sine wave of 1.21V p-p with a gain of 121. Offset voltage is increased to
1.7V from 33µV without faults. Figure 5.9 shows the transfer characteristics with the
fault activated with significant non-linearity introduced in the narrow transition region.
Figure 5.10 shows the gain versus frequency response of op-amp with fault activated.
The DC gain with the fault activated is 40.5dB as compared to 84.8dB when the fault is
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Figure 5.2: Microchip photograph of first order sigma-delta modulator and BICS chip for
IDDQ Testing.
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Figure 5.3: Simulated input-output characteristics of the first order sigma-delta modulator.
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Figure 5.4: Measured output characteristics of the first order sigma-delta modulator.
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Figure 5.5: Measured 8-bit output from ADC after employing averaging without
decimation.
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Figure 5.6(a): Measured 8-bit output (11011100=1.814V) from ADC for a DC input of
1.8V.

Figure 5.6(b): Measured 8-bit output (10110011=1.009V) from ADC for a DC input of
1V.
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Figure 5.6(c): Measured 8-bit output (01001100=-1.009V) from ADC for a DC input of
-1V.

Table 5.1: Input and measured output from the designed ADC.
Input, V
1.8
1
-1

Measured Digital Output
11011100
10110011
01001100
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Equivalent Analog Value, V
1.814
1.009
-1.009

2.1V

-2.1V
2.1V

-2.1V

Figure 5.7: Output of ADC using an analog RC filter shown in Fig. 3.1 at the modulator
output.
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Figure 5.8: Voltage gain response of op-amp with fault introduced.
Note: Input is applied at the non-inverting input.

0.4

2.0

3.0V
2.0V

1.0V
Output

With defect

Without defect

0V
-1.0V
-2.0V
-3.0V

-20mV

-15mv

-10mV

-5mV

0V

5mV

10mV

15mV

20mV

Input

Figure 5.9: Transfer characteristics of op-amp with fault (VE1) and without fault.
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Figure 5.10(a): Gain versus frequency response of the CMOS OPAMP circuit without
fault introduced.
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Figure 5.10(b): Gain versus frequency response of the CMOS OPAMP circuit with fault
introduced.
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deactivated. The unity gain bandwidth is decreased to 68 MHz from 80 MHz without
fault (Fig. 2.15). The phase margin has changed from 400 to 350.
Figure 5.11 shows the simulated output response of the 1-bit DAC circuit when
FIT-3 is deactivated (Fig. 4.17). When the VCONTROL goes HIGH the DAC chooses the
+VREF and when VCONTROL goes LOW, the multiplexer chooses -VREF input. The output
waveform obtained is a pulse of 5V p-p. Figure 5.12 shows the simulated output response
of the DAC circuit when FIT-3 is activated (Fig. 4.17). When the D/A input goes HIGH
the output is +2.5V and when D/A input goes LOW, the output is equal to 0.3V instead of
being -2.5V, which is the value without fault activated. This is because when D/A input is
LOW the fault injection transistor doesn’t allow the transmission gates to turn on and turn
off completely and hence the output is a combination of both the transmission gates
fighting against each other. The resultant output is depends on the relative strength of the
gates.
Figure 5.13 shows the simulated BICS output when the FIT-1 is activated. FIT-1
is a defect injected between the source and drain of the operational amplifier circuit (Fig.
4.15) of the Integrator. In Fig. 5.13, when the VENABLE signal is ‘high’, the BICS is bypassed and the defect is not detected. When the VENABLE signal is ‘low’, the BICS is
enabled and if the Error-signal is ‘high’, the BICS detects the faults and the output of the
BICS is ‘high’.

Figure 5.14 shows the simulated BICS output when the FIT-2 is

activated (Fig. 4.16). FIT-2 is a defect injected between the gate and drain of a transistor
in 1-bit A/D circuit (Fig. 4.16). The fault is detected when active as shown in Fig. 5.14.
Figure 5.15 shows the simulated BICS output when the FIT-3 is activated. FIT-3 is a
defect injected between the gate and source of the DAC circuit as shown in Fig. 4.17. The
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Figure 5.11: Simulated output response of the multiplexer circuit of Fig 4.17 without
defect. Note: Vcontrol represents the D/A input in Fig. 4.17.
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Figure 5.12: Simulated output response of the multiplexer circuit of Fig. 4.17 with fault
activated. Note: Vcontrol represents the D/A input in Fig. 4.17.
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Figure 5.13: Simulated BICS output of the circuit of Fig. 4.15 when Error-signal-1 for
defect-1 is activated.
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Figure 5.14: Simulated BICS output of the circuit of Fig. 4.16 when Error-signal-2 for
defect-2 is activated.
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Figure 5.15: Simulated BICS output of the circuit of Fig. 4.17 when Error-signal-3 for
defect-3 is activated.
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gate-source short is successfully detected by the BICS as seen in Fig. 5.15. Figure 5.16
shows the simulated BICS output when the FIT-4 is activated. FIT-4 is a gate oxide short
injected between the gate and substrate of a transistor as shown in Fig 4.18. When the
VENABLE signal is ‘high’, the BICS is by-passed and the defect is not detected. When the
VENABLE signal is ‘low’, the BICS is enabled and if the Error-signal is ‘high’ the BICS
detects the faults and the output of the BICS is ‘high’.
Figure 5.17 shows the simulated output of the BICS when four FIT’s as shown in
Fig. 4.19, are activated. In Fig. 5.17, when the VENABLE is ‘high’ the BICS is disabled and
when it is low the BICS is enabled. When the BICS is enabled and if there is any ErrorSignal going ‘high’ the BICS detects the fault. Figure 5.18 shows the current through the
power supply for different faults enabled at different times.
Table 5.2 summarizes calculated (simulated) and measured IDDQ values
corresponding to four different faults distributed across the chip. Figure 5.19 shows the
wave forms obtained form the HP16660CS Logic Analyzer. The error signal is kept
‘high’ and the BICS is tested for its operation in the normal mode and test mode. When
the VENABLE is ‘low’, the BICS is in the test mode and if the error signal is ‘high’,
PASS/FAIL gives logic ‘1’ and thus, it detects the fault induced. When the VENABLE is
‘low’, the BICS is in the normal mode, PASS/FAIL gives logic ‘0’ and thus no fault is
detected.

5.2

Performance Degradation in Normal Mode
The BICS is inserted in series between the CUT and the power supply lines.

Because of that the VSS of the CUT will not be at -2.5V but will be shifted because of the
voltage drop caused by BICS. Figure 5.20 show the simulation results of the shift in VSS
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Figure 5.16: Simulated BICS output of the circuit of Fig. 4.18 when Error-signal-4 for
defect-4 is activated.
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Figure 5.17: Simulated BICS output with defects induced using fault injection transistors.
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Figure 5.18: Faulty currents caused because of various faults injected.

Table 5.2 Theoretical and measured IDDQ for different fault types
Defect

Faulty IDDQ
(simulated) mA

Faulty IDDQ
(Measured) mA

Source-Drain short

4.72

4.8

Gate-Drain short

6.08

6.3

Gate-Source short

7.95

8.1

Gate-Oxide short

3.62

3.7

Figure 5.19: Experimental results on a fabricated chip showing BICS in normal and test
modes for a first order modulator.
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-2.46V

-2.47V

VSS after BICS
is introduced=(-2.46V).

-2.48V
VSS before BICS
is introduced=(-2.5V).

-2.49V

-2.5V
0s

0.1ms

0.2ms

0.3ms

0.4ms

0.5ms

0.6ms

Figure 5.20: Shift in VSS because of BICS.
Note: VDD = +2.5V and shift in VSS = 0.04V.
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0.7ms

0.8ms

0.9ms 1.0ms

caused because of BICS. The VSS is shifted from -2.5V to -2.46V, a shift of 0.04V, which
is very small. The voltage shift can be further decreased by increasing the size of the
BICS. A trade-off exists between the size of the BICS and the VSS shift. To avoid this
problem, an external pin (EXT) is provided on the BICS to connect it to VSS during the
normal mode of operation as shown in Fig. 4.9.

5.3

Testing Speed of BICS
Figure 5.21 shows the testing time and speed of the BICS. The testing speed of

BICS is defined as the time taken by the BICS to detect an increase in the power supply
current caused by a fault. The speed depends on the amount of fault current and the load
driven by the BICS. The greater the fault current, faster will be the testing speed. The
larger the load the smaller the testing speeds. Figure 5.21 shows the testing speed of the
BICS at no load for the Gate-Source short (Fig. 4.18), which has a fault current of
7.95mA (Table 5.1). As shown in the Fig. 5.21, the fault is activated and the time taken
for the BICS to detect the fault is measured. The fault is detected 8 ns after the fault
sensitization. In this work this is the highest fault current and hence will be the fastest to
be detected.
When the fault is deactivated the BICS output returns to the fault free condition,
which is logic low. In this case, the BICS take 20 ns to come back to the fault free
condition. The time it takes to come back to the normal stage also depends on the amount
of the fault current. The larger the current, longer the time it takes to return to the normal
mode. In this work, this particular fault has the largest fault current, so 20 ns will be the
longest time for the BICS to return to the normal stage. Table 5.3 shows the different
times required for the different faults. From the Table 5.3 20 ns is the longest time in this
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work.
In order to detect a fault the BICS has to be in the fault free condition, so that
when a fault is activated the BICS output can go to logic ‘high’. Therefore we need to
wait 20 ns before we can activate the second fault. In other words the BICS should work
ideally for test vector frequency (testing speed or frequency for fault activation) of nearly
50MHz (1/20ns).
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Figure 5.21: Testing speed of BICS.

Table 5.3: Fault detection and normal mode recovery times.
Fault Type
Source-Drain short
Gate-Drain short
Gate-Source short
Gate-Oxide short

Faulty Current,
mA
4.72
6.08
7.95
3.62

Detection
time, ns
11
9
8
14
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Normal mode recovery time,
ns
13
18
20
10

CHAPTER 6 CONCLUSION AND SCOPE OF FUTURE WORK
An 8-bit CMOS sigma-delta ADC has been designed. The modulator part of the
sigma-delta ADC was designed in standard 1.5 µm n-well CMOS technology. The
decimator part of the sigma delta ADC was designed using Altera’s FPGA board (FLEX
E20K). ADC operates with ±2.5V supply voltages. The reference voltage used is +2.5V
for a ‘HIGH’ and –2.5V for a ‘LOW’. The first order modulator is used as a circuit under
test (CUT). The CUT is tested with a built-in current sensor (BICS), developed by our
group, which has negligible impact on the performance of the circuit under test.
The present BICS works in two-modes: normal mode and the test mode. In the
normal mode, BICS is isolated from the CUT due to which there is no performance
degradation of the circuit under test. In the testing mode, BICS detects the abnormal
current caused by permanent manufacturing defects.

The BICS requires neither an

external voltage source nor a current source. The present BICS is designed with only
seven transistors and an inverter buffer. The present BICS design, which is based on
current comparison, combined with the fault-injection technique, can be used for IDDQ
testing of other types of data converters.
The decimator and the modulator can together be implemented on the same chip
in submicron CMOS technology as a single tiny chip. The entire ADC can then be
divided in to sub-blocks and each can be tested with the BICS used in present work and is
suggested for the future work. The work could also be extended to IDDQ testing of
modulators of higher orders, which are used to increase the resolution of the sigma-delta
ADC.
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APPENDIX A VERILOG CODE FOR DECIMATOR
//////////////////////////////////////////////////////////////////////
/////// Module to Implement Differentiator /////////
//////////////////////////////////////////////////////////////////////
module differentiator(clk,in1,negshifter);
input [12:0] in1;
output [12:0] negshifter;
input clk;
reg [12:0] shifter1,shifter2,shifter3,shifter4;
reg [12:0] negshifter;
always @(posedge clk) begin
shifter4=shifter3;
shifter3=shifter2;
shifter2=shifter1;
shifter1=in1;
negshifter=~shifter1;
end
endmodule
////////////////////////////////////////////////////
/////// Nine Bit Adjuster ///////////////////
////////////////////////////////////////////////////
module ninbitadjust(inp,oup,clk);
input clk;
input [4:0] inp;
output [8:0] oup;
reg [8:0] oup;
always @(posedge clk) begin
if(inp[4]==1'b1)oup={4'b1000,inp[4:0]};
else
oup={4'b0000,inp[4:0]};
end
endmodule
/////////////////////////////////////////////////////////////////////
/////// Module to Implement to 5 bit Adjuster /////
///////////////////////////////////////////////////////////////////
module fivebitadjust(inp,oup,clk);
input clk;
input inp;
output [4:0] oup;
reg [4:0] oup;
always @(posedge clk) begin
if(inp[4]==1'b1)oup={4'b1000,inp};
else
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oup={4'b0000,inp};
end
endmodule
///////////////////////////////////////////////////////////////////////////////
///////// Module to Implement Five bit Adder ////////////
//////////////////////////////////////////////////////////////////////////////////
module fivebitadder(in1,in2,sum);
input [4:0] in1,in2;
output [4:0] sum;
wire [4:0] in1,in2;
wire [4:0] sum;
wire [4:0] cout;
integer i;
wire [4:0] ab,ac,bc;
and ab0(ab[0],in1[0],in2[0]);
and ab1(ab[1],in1[1],in2[1]);
and ab2(ab[2],in1[2],in2[2]);
and ab3(ab[3],in1[3],in2[3]);
and ab4(ab[4],in1[4],in2[4]);
and ac0(ac[0],in1[0],1'b0);
and ac1(ac[1],in1[1],cout[1]);
and ac2(ac[2],in1[2],cout[2]);
and ac3(ac[3],in1[3],cout[3]);
and ac4(ac[4],in1[4],cout[4]);
and bc0(bc[0],in2[0],1'b0);
and bc1(bc[1],in2[1],cout[1]);
and bc2(bc[2],in2[2],cout[2]);
and bc3(bc[3],in2[3],cout[3]);
and bc4(bc[4],in2[4],cout[4]);
or abc0(cout[1],ab[0],bc[0],ac[0]);
or abc1(cout[2],ab[1],bc[1],ac[1]);
or abc2(cout[3],ab[2],bc[2],ac[2]);
or abc3(cout[4],ab[3],bc[3],ac[3]);
or abc4(cout[5],ab[4],bc[4],ac[4]);
xora x0(sum[0],in1[0],in2[0],1'b0);
xora x1(sum[1],in1[1],in2[1],cout[1]);
xora x2(sum[2],in1[2],in2[2],cout[2]);
xora x3(sum[3],in1[3],in2[3],cout[3]);
xora x4(sum[4],in1[4],in2[4],cout[4]);
endmodule
///////////////////////////////////////////////////////////////////////////////
///////// Module to Implement Nine bit Adder ////////////
//////////////////////////////////////////////////////////////////////////////////
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module ninebitadder(in1,in2,sum);
input [8:0] in1,in2;
output [8:0] sum;
wire [8:0] in1,in2;
wire [8:0] sum;
wire [8:0] cout;
integer i;
wire [8:0] ab,ac,bc;
and ab0(ab[0],in1[0],in2[0]);
and ab1(ab[1],in1[1],in2[1]);
and ab2(ab[2],in1[2],in2[2]);
and ab3(ab[3],in1[3],in2[3]);
and ab4(ab[4],in1[4],in2[4]);
and ab5(ab[5],in1[5],in2[5]);
and ab6(ab[6],in1[6],in2[6]);
and ab7(ab[7],in1[7],in2[7]);
and ab8(ab[8],in1[8],in2[8]);
and ac0(ac[0],in1[0],1'b0);
and ac1(ac[1],in1[1],cout[1]);
and ac2(ac[2],in1[2],cout[2]);
and ac3(ac[3],in1[3],cout[3]);
and ac4(ac[4],in1[4],cout[4]);
and ac5(ac[5],in1[5],cout[5]);
and ac6(ac[6],in1[6],cout[6]);
and ac7(ac[7],in1[7],cout[7]);
and ac8(ac[8],in1[8],cout[8]);
and bc0(bc[0],in2[0],1'b0);
and bc1(bc[1],in2[1],cout[1]);
and bc2(bc[2],in2[2],cout[2]);
and bc3(bc[3],in2[3],cout[3]);
and bc4(bc[4],in2[4],cout[4]);
and bc5(bc[5],in2[5],cout[5]);
and bc6(bc[6],in2[6],cout[6]);
and bc7(bc[7],in2[7],cout[7]);
and bc8(bc[8],in2[8],cout[8]);
or abc0(cout[1],ab[0],bc[0],ac[0]);
or abc1(cout[2],ab[1],bc[1],ac[1]);
or abc2(cout[3],ab[2],bc[2],ac[2]);
or abc3(cout[4],ab[3],bc[3],ac[3]);
or abc4(cout[5],ab[4],bc[4],ac[4]);
or abc5(cout[6],ab[5],bc[5],ac[5]);
or abc6(cout[7],ab[6],bc[6],ac[6]);
or abc7(cout[8],ab[7],bc[7],ac[7]);
or abc8(cout[9],ab[8],bc[8],ac[8]);
xora x0(sum[0],in1[0],in2[0],1'b0);
xora x1(sum[1],in1[1],in2[1],cout[1]);
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xora x2(sum[2],in1[2],in2[2],cout[2]);
xora x3(sum[3],in1[3],in2[3],cout[3]);
xora x4(sum[4],in1[4],in2[4],cout[4]);
xora x5(sum[5],in1[5],in2[5],cout[5]);
xora x6(sum[6],in1[6],in2[6],cout[6]);
xora x7(sum[7],in1[7],in2[7],cout[7]);
xora x8(sum[8],in1[8],in2[8],cout[8]);
endmodule
////////////////////////////////////////////////////////////////////////
//// Module to Implement Exclusive OR Gate //////
///////////////////////////////////////////////////////////////////////
module xora(a,b,c,d);
input b,c,d;
output a;
wire bbar,cbar,bc,bcbar,abc,a1,a2,dbar,abcbar;
and abv1(bc,b,c);
assign bbar=~b;
assign cbar=~c;
and abv2(bcbar,bbar,cbar);
or abf(abc,bc,bcbar);
and abv3(a1,abc,d);
assign abcbar=~abc;
assign dbar=~d;
and abv4(a2,abcbar,dbar);
or bg(a,a1,a2);
endmodule
////////////////////////////////////////////////////////////////////////////////////////////////////
///////// Module to Implement the final output pin connections ///////////
////////////////////////////////////////////////////////////////////////////////////////////////////
module outputpins (in1, out0,out1,out2,out3,out4,out5,out6,out7);
input [7:0] in1;
output out0,out1,out2,out3,out4,out5,out6,out7;
assign out0=in1[0];
assign out1=in1[1];
assign out2=in1[2];
assign out3=in1[3];
assign out4=in1[4];
assign out5=in1[5];
assign out6=in1[6];
assign out7=in1[7];
endmodule
/////////////////////////////////////////////////////////////////////
////////// Module to Implement Integrator ///////////
////////////////////////////////////////////////////////////////////
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module integrator(outint1,clk,temp);
input [6:0] temp;
input clk;
output [6:0] outint1;
reg [6:0] outint1;
wire [6:0] temp;
always @(posedge clk)begin
outint1=temp;
end
endmodule
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APPENDIX B SPICE LEVEL 3 MOS MODEL PARAMETERS FOR
STANDARD N-WELL CMOS TECHNOLOGY

(A) Model Parameters for n-MOS transistors.
. MODEL NMOS NMOS LEVEL=3 PHI=0.700000 TOX=3.0700E-08 XJ=0.200000U
+ TPG=1 VTO=0.687 DELTA=0.0000E+00 LD=1.0250E-07 KP=7.5564E-05
+ UO=671.8 THETA=9.0430E-02 RSH=2.5430E+01 GAMMA=0.7822
+ NSUB=2.3320E+16 NFS=5.9080E+11 VMAX=2.0730E+05 ETA=1.1260E-01
+ KAPPA=3.1050E-01 CGDO=1.7294E-10 CGSO=1.7294E-10
+ CGBO=5.1118E-10 CJ=2.8188E-04 MJ=5.2633E-01 CJSW=1.4770E-10
+ MJSW=1.00000E-01 PB=9.9000E-01
(B) Model Parameters for p-MOS transistors.
. MODEL PMOS PMOS LEVEL=3 PHI=0.700000 TOX=3.0700E-08 XJ=0.200000U
+ TPG=-1 VTO=-0.7574 DELTA=2.9770E+00 LD=1.0540E-08 KP=2.1562E-05
+ UO=191.7 THETA=1.2020E-01 RSH=3.5220E+00 GAMMA=0.4099
+ NSUB=6.4040E+15 NFS=5.9090E+11 VMAX=1.6200E+05 ETA=1.4820E-01
+ KAPPA=1.0000E+01 CGDO=5.0000E-11 CGSO=5.0000E-11
+ CGBO=4.2580E-10 CJ=2.9596E-04 MJ=4.2988E-01 CJSW=1.8679E-10
+ MJSW=1.5252E-01 PB=7.3574E-01
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